VHDL-VITAL

VHDL-VITAL or simply VITAL, VHDL Initiative Towards ASIC Libraries, refers to the IEEE Standard 1076.4 Timing.[1]

References

External links

This article is issued from Wikipedia - version of the 1/20/2016. The text is available under the Creative Commons Attribution/Share Alike but additional terms may apply for the media files.